

FIG. 1







FIG. 2












FIG. 5B



F/G. 6



BIAS MODE	RF DRIVING	ERROR SIGNAL AMPLITUDE NORMALIZED TO P <sub>m</sub>
GATED SOUARE DITHER TO DC	SINUSOIDAL	$-2/\pi$ * sin $\theta_{dc}$ * sin $\theta_d$ * sin ( $\rho \theta_d$ ) * BesselJ(0, $\theta_H$ )
PORT FOR QUAD+ CONTROL	SQUARE DIGITAL	$-2/\pi$ * sin $\theta_{dc}$ * sin $\theta_d$ * sin ( $\rho \theta_d$ ) * $\cos\theta_{rf}$
SQUARE DITHER TO MODULATOR   SINUSOIDAL	SINUSOIDAL	$-\rho/\pi$ * sin $\theta_{dc}$ * [1-BesselJ(0, $2\theta_{rf}$ )]
	SQUARE DIGITAL	$-2/\pi$ * sin $\theta_{dc}$ * sin $\theta_{rf}$ * sin (p $\theta_{rf}$ )
SOLIARE DITHER TO DC PORT FOR SINUSOIDAL	SINUSOIDAL	$-2/\pi$ * sin $\theta_{dc}$ * sin $\theta_{d}$ * BesselJ(0, $\theta_{rf}$ )
PEAK CONTROL	SQUARE DIGITAL	$-2/\pi$ * sin $\theta_{dc}$ * sin $\theta_d$ * $\cos\theta_{rf}$

FIG. 7C

.

